Eliyan Corporation Logo

Eliyan Corporation

Digital - ASIC Design Automation & Integration Engineer

Posted 15 Days Ago
In-Office or Remote
Hiring Remotely in CA
Mid level
In-Office or Remote
Hiring Remotely in CA
Mid level
Own Jenkins-based RTL quality and release-promotion pipelines across lint, CDC, RDC, synthesis, and STA. Build QoR tracking, automated quality gates, waiver management, and evidence generation. Develop LLM-driven tooling to triage violations, create annotated pull requests, check spec-to-RTL consistency, and generate documentation. The role requires strong Python, hardware-flow knowledge, CI/CD expertise, and practical LLM integration experience. It is fully onsite Monday through Friday in the Bay Area, Vancouver, or Toronto.
The summary above was generated by AI

Lint / CDC / Synthesis Quality · IP & Chip Integration · AI-Augmented Design Flows · CI/CD for RTL

On-Site Monday-Friday - Bay Area, CA / Vancouver, BC / Toronto, ON 

Full-Time - Equity Participation - Comprehensive Benefits

 

ABOUT THE ROLE

Eliyan is the chiplet interconnect pioneer behind NuLink, the industry's most efficient chiplet-to-chiplet PHY technology. With Series C funding from leading hyperscalers and AI infrastructure providers, we are scaling our digital design organization to support multiple concurrent IP programs across advanced process nodes. 

We are looking for an engineer who can own the intersection of design quality, automation, and design integration. In this role you will define and enforce signoff criteria for lint, CDC, and synthesis across all active programs, build the waiver management and tracking infrastructure, and develop AI-augmented tooling that turns thousands of tool violations into actionable, designer-ready reviews. You will report into the digital design team and work directly alongside RTL designers.

Design quality and automation are the core of this role. IP and chip-level integration ownership is scope you can grow into as you ramp — we're looking for someone who wants it.

    KEY RESPONSIBILITIES

    Design Quality & Signoff

  • Define and maintain lint, CDC, and synthesis elaboration signoff criteria across all active design programs.
  • Build and own the waiver management system — structured flow with owner attribution, justification, expiration, and audit trail. 
  • Analyze synthesis results for area, timing, and power regressions; trace QoR anomalies to specific RTL changes. 
  • Collaborate with project design leads to develop and maintain project-specific rule decks, synthesis constraints, and signoff checklists. 
  • IP & Chip Integration

  • Own RTL integration of digital IP into PHY and chip-level hierarchies — instantiation, parameterization, hierarchy assembly, and interface consistency across IP boundaries.
  • Build automated integration checks: top-level connectivity, tie-off and floating-input detection, clock and reset connectivity, and interface consistency between IP and SoC.
  • Automate register map and interface collateral generation (e.g. PeakRDL, IP-XACT) and keep RTL, firmware headers, and documentation in sync.
  • Own IP release packaging and delivery — versioned collateral, dependency tracking, and reproducible builds from a tagged release, with handoff evidence for internal and customer deliveries.
  • Run lint, CDC, RDC, and elaboration at full-chip scope, and drive cross-IP and integration-level findings to closure with the owning designers. 
  • Flow Automation and CIC

  • Own the Jenkins-based CI pipeline for RTL quality: lint, CDC, RDC, elaboration, synthesis, and STA.
  • Build the dev-to-release promotion pipeline with automated gating, clean-run qualification, and handoff evidence generation.
  • Develop per-project dashboards for QoR tracking, regression visibility, and release readiness. 
  • AI-Augmented Tooling 

    • Develop LLM-based violation triage pipelines that classify lint and CDC output, suppress known-benign patterns, and surface real issues with context. 
    • Build automated pull requests with violations pre-filtered, grouped, and annotated for designer review.
    • Implement spec-to-RTL consistency checking and CI-integrated documentation generation using LLM-driven pipelines. 
    • Benchmark AI output quality, measure false-negative rates, and establish guardrails the design team can trust. 

    MINIMUM REQUIREMENTS

  • Bachelors, Masters or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • 5+ years in ASIC or SoC design or design automation, with hands-on experience running and analyzing lint, CDC, or synthesis tools.
  • Familiarity with Lint/CDC/RDC tools like VC SpyGlass or QuestaLint/CDC. 
  • Familiarity with Synthesis tools like Genus or Fusion Compiler.
  • Working knowledge of SystemVerilog and the RTL front-end flow — able to read violations, assess severity, and disposition findings.
  • Proficiency in Python, Tcl, shell scripting, Git, Linux, and Makefiles.
  • Experience building and maintaining CI/CD pipelines (Jenkins, GitLab CI, or GitHub Actions).
  • Authorization to work in the United States or Canada; visa sponsorship may be considered for exceptional candidates.
  • On-site Monday through Friday at our Bay Area, Vancouver, or Toronto office.

    PREFERRED QUALIFICATIONS

  • Experience building waiver management systems, violation databases, or design quality dashboards.
  • Experience with register map automation and IP packaging standards (PeakRDL, SystemRDL, or IP-XACT).
  • Knowledge of UPF and power intent.
  • Knowledge of Static Timing Analysis.
  • Practical experience with LLM APIs or agent frameworks (e.g., Anthropic Claude, OpenAI) applied in a production or team-facing context.
  • Hands-on experience integrating and releasing digital IP — hierarchy assembly, connectivity closure, versioned collateral, and handoff to internal or external consumers.
  • Exposure to PHY, SerDes, die-to-die interconnect, or chiplet-based SoC design.
  • Open-source contributions to design automation, hardware verification, or developer tooling. 

Similar Jobs

A Minute Ago
Easy Apply
Remote or Hybrid
Ontario, ON, CAN
Easy Apply
Entry level
Entry level
Cloud • Information Technology • Security • Software • Cybersecurity
Leads and develops the Canadian sales engineering organization, recruiting and mentoring team members while scaling discovery, technical qualification, and proof-of-concept processes. Partners with sales leaders, product management, engineering, customers, and channel partners to design and present value-based cybersecurity solutions, support strategic deals, and drive revenue growth across Zscaler’s core and Gen AI portfolio.
Top Skills: Ai ToolsCybersecurityGenerative AiNetworkingSaaSZscaler Zero Trust Exchange
3 Hours Ago
Remote or Hybrid
Senior level
Senior level
AdTech • Cloud • Digital Media • Information Technology • News + Entertainment • App development
Owns gameplay features from concept through polish, designing and implementing scalable systems, mechanics, and interactive features in Unreal Engine 5 using Blueprint. Prototypes rapidly, optimizes performance, develops systemic and open-world gameplay, and collaborates across engineering, art, animation, UX, and production. Uses playtesting, telemetry, and player feedback to iterate. Mentors designers, documents technical workflows, identifies risks, and promotes maintainable implementations.
Top Skills: AIBehavior TreesBlueprintC#Live-Service PipelinesLuaMultiplayer SystemsNavigation SystemsPerformance ProfilingProcedural WorkflowsPythonState TreesTelemetryUnreal Engine 5
3 Hours Ago
Remote
Canada
Entry level
Entry level
Cloud • Information Technology • Productivity • Security • Software • App development • Automation
Own Atlassian’s partner-led growth strategy across Canada by developing territory plans, recruiting and scaling solution partners, driving partner-sourced pipeline and co-selling, managing development funds, and conducting partner business reviews. The role requires cross-functional collaboration with sales, marketing, customer success, and product teams, executive relationship-building, market analysis, partner enablement, and travel as needed.
Top Skills: AgileAtlassian CloudDevOpsSaaSService ManagementWork Management

What you need to know about the Calgary Tech Scene

Employees can spend up to one-third of their life at work, so choosing the right company is crucial, not just for the job itself but for the company culture as well. While startups often offer dynamic culture and growth opportunities, large corporations provide benefits like career development and networking, especially appealing to recent graduates. Fortunately, Calgary stands out as a hub for both, recognized as one of Startup Genome's Top 100 Emerging Ecosystems, while also playing host to a number of multinational enterprises. In Calgary, job seekers can find a wide range of opportunities.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account