Own Jenkins-based RTL quality and release-promotion pipelines across lint, CDC, RDC, synthesis, and STA. Build QoR tracking, automated quality gates, waiver management, and evidence generation. Develop LLM-driven tooling to triage violations, create annotated pull requests, check spec-to-RTL consistency, and generate documentation. The role requires strong Python, hardware-flow knowledge, CI/CD expertise, and practical LLM integration experience. It is fully onsite Monday through Friday in the Bay Area, Vancouver, or Toronto.
Lint / CDC / Synthesis Quality · IP & Chip Integration · AI-Augmented Design Flows · CI/CD for RTL
On-Site Monday-Friday - Bay Area, CA / Vancouver, BC / Toronto, ON
Full-Time - Equity Participation - Comprehensive Benefits
Eliyan is the chiplet interconnect pioneer behind NuLink, the industry's most efficient chiplet-to-chiplet PHY technology. With Series C funding from leading hyperscalers and AI infrastructure providers, we are scaling our digital design organization to support multiple concurrent IP programs across advanced process nodes.
We are looking for an engineer who can own the intersection of design quality, automation, and design integration. In this role you will define and enforce signoff criteria for lint, CDC, and synthesis across all active programs, build the waiver management and tracking infrastructure, and develop AI-augmented tooling that turns thousands of tool violations into actionable, designer-ready reviews. You will report into the digital design team and work directly alongside RTL designers.
Design quality and automation are the core of this role. IP and chip-level integration ownership is scope you can grow into as you ramp — we're looking for someone who wants it.
- Define and maintain lint, CDC, and synthesis elaboration signoff criteria across all active design programs.
- Build and own the waiver management system — structured flow with owner attribution, justification, expiration, and audit trail.
- Analyze synthesis results for area, timing, and power regressions; trace QoR anomalies to specific RTL changes.
- Collaborate with project design leads to develop and maintain project-specific rule decks, synthesis constraints, and signoff checklists.
- Own RTL integration of digital IP into PHY and chip-level hierarchies — instantiation, parameterization, hierarchy assembly, and interface consistency across IP boundaries.
- Build automated integration checks: top-level connectivity, tie-off and floating-input detection, clock and reset connectivity, and interface consistency between IP and SoC.
- Automate register map and interface collateral generation (e.g. PeakRDL, IP-XACT) and keep RTL, firmware headers, and documentation in sync.
- Own IP release packaging and delivery — versioned collateral, dependency tracking, and reproducible builds from a tagged release, with handoff evidence for internal and customer deliveries.
- Run lint, CDC, RDC, and elaboration at full-chip scope, and drive cross-IP and integration-level findings to closure with the owning designers.
- Own the Jenkins-based CI pipeline for RTL quality: lint, CDC, RDC, elaboration, synthesis, and STA.
- Build the dev-to-release promotion pipeline with automated gating, clean-run qualification, and handoff evidence generation.
- Develop per-project dashboards for QoR tracking, regression visibility, and release readiness.
- Develop LLM-based violation triage pipelines that classify lint and CDC output, suppress known-benign patterns, and surface real issues with context.
- Build automated pull requests with violations pre-filtered, grouped, and annotated for designer review.
- Implement spec-to-RTL consistency checking and CI-integrated documentation generation using LLM-driven pipelines.
- Benchmark AI output quality, measure false-negative rates, and establish guardrails the design team can trust.
KEY RESPONSIBILITIES
Design Quality & Signoff
IP & Chip Integration
Flow Automation and CIC
AI-Augmented Tooling
- Bachelors, Masters or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
- 5+ years in ASIC or SoC design or design automation, with hands-on experience running and analyzing lint, CDC, or synthesis tools.
- Familiarity with Lint/CDC/RDC tools like VC SpyGlass or QuestaLint/CDC.
- Familiarity with Synthesis tools like Genus or Fusion Compiler.
- Working knowledge of SystemVerilog and the RTL front-end flow — able to read violations, assess severity, and disposition findings.
- Proficiency in Python, Tcl, shell scripting, Git, Linux, and Makefiles.
- Experience building and maintaining CI/CD pipelines (Jenkins, GitLab CI, or GitHub Actions).
- Authorization to work in the United States or Canada; visa sponsorship may be considered for exceptional candidates.
- On-site Monday through Friday at our Bay Area, Vancouver, or Toronto office.
MINIMUM REQUIREMENTS
- Experience building waiver management systems, violation databases, or design quality dashboards.
- Experience with register map automation and IP packaging standards (PeakRDL, SystemRDL, or IP-XACT).
- Knowledge of UPF and power intent.
- Knowledge of Static Timing Analysis.
- Practical experience with LLM APIs or agent frameworks (e.g., Anthropic Claude, OpenAI) applied in a production or team-facing context.
- Hands-on experience integrating and releasing digital IP — hierarchy assembly, connectivity closure, versioned collateral, and handoff to internal or external consumers.
- Exposure to PHY, SerDes, die-to-die interconnect, or chiplet-based SoC design.
- Open-source contributions to design automation, hardware verification, or developer tooling.
PREFERRED QUALIFICATIONS
Similar Jobs
Agency • Digital Media • Legal Tech • Marketing Tech • Social Media • SEO
Own a portfolio of clients to maximize retention and growth: run client calls, analyze lead and performance data, spot retention risks and upsell opportunities, coordinate internal teams to deliver on strategy, and contribute process and AI-driven improvements to internal systems.
Software
Lead product and UX strategy for Aha!, driving product vision, discovery, and AI-enabled product development. Build and coach high-performing PM and UX teams, partner with executives and cross-functional leaders to deliver revenue, retention, and customer value across B2B SaaS product portfolios.
Top Skills:
Aha! BuilderAha! DevelopAha! DiscoveryAha! IdeasAha! KnowledgeAha! RoadmapsAha! TeamworkAha! WhiteboardsAI
Fintech • Mobile • Payments • Software
Own a portfolio of mid-market app customers and prospects in a value-led, product-led sales motion. Generate outbound pipeline, run discovery and demos, advise on mobile monetization and paywall optimization, represent RevenueCat at events, and collaborate with Sales Engineering and Customer Success to drive product adoption and revenue growth.
Top Skills:
APIsApp Store ConnectSdksWebhooks
What you need to know about the Calgary Tech Scene
Employees can spend up to one-third of their life at work, so choosing the right company is crucial, not just for the job itself but for the company culture as well. While startups often offer dynamic culture and growth opportunities, large corporations provide benefits like career development and networking, especially appealing to recent graduates. Fortunately, Calgary stands out as a hub for both, recognized as one of Startup Genome's Top 100 Emerging Ecosystems, while also playing host to a number of multinational enterprises. In Calgary, job seekers can find a wide range of opportunities.
