The role involves leading the physical design of ASICs, overseeing all phases from RTL to GDSII, and enhancing design methodologies.
Join the leading chiplet startup! As an Eliyan Sr Staff / Principal Physical Design Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will drive the development of cutting-edge ASICs from RTL to GDSII. You will work with a cross-functional team of industry experts that operate from first principles, innovate, and push the envelope to create high-volume and high-performance manufacturable products. In this role, you will oversee and optimize the entire design flow, including synthesis, place-and-route (PNR), static timing analysis (STA), electromigration/IR drop analysis (EM/IR), and physical verification (PV – DRC, LVS, Antenna). You will also focus on developing and improving design flows and methodologies to ensure high-quality, on-time delivery. We offer a fun work environment with excellent benefits.
Responsibilities:
- Define and execute IP block and partition physical design strategy across projects, aligning schedules, resources, and milestones to company tapeout goals.
- Lead mixed signal placement and routing, enforcing analog keepouts, shielding, and DRC aware methodologies while integrating digital logic cleanly.
- Own system and block integration for floorplanning, power, placement, CTS, and constraints, ensuring consistent interfaces across hierarchy and reuse
- Drive end to end IP physical implementation from RTL handoff through GDSII, managing iterations, ECOs, and closure plans across corners
- Develop and maintain block specific flow customizations for synthesis, PNR, EM IR, STA, and physical verification to improve QoR and predictability
- Deliver robust constraints methodology, pushing timing intent from system to block and back, maintaining mode and corner correctness for signoff
- Run and close subsystem signoff including STA, EM IR, SI, DRC, LVS, antenna, and metal fill, meeting reliability and manufacturability requirements
- Optimize clock architecture and CTS for skew, latency, and power, including skew group definitions and balancing across library corners
- Collaborate with front end, DFT, packaging, and manufacturing to resolve integration risks, test mode impacts, and physical interface requirements
- Provide clear status, risk, and mitigation reporting to leadership, using metrics driven dashboards for PPA, convergence, and schedule predictability
Minimum Qualifications:
- Expertise in physical design, timing closure, and signoff for small to large ASIC IP blocks, including mixed signal integration and subsystem closure ownership
- Strong hands-on experience with floorplanning, power planning, placement, CTS, routing, EM IR, STA, and PV signoff across MMMC scenarios
- Proven ability to improve flows through automation and scripting, with disciplined debug skills and data driven QoR and runtime optimization mindset
- Excellent cross functional leadership and communication skills to drive alignment, technical reviews, and closure decisions under aggressive timelines
Similar Jobs
Cloud • Information Technology • Security • Software • Cybersecurity
Leads and develops the Canadian sales engineering organization, recruiting and mentoring team members while scaling discovery, technical qualification, and proof-of-concept processes. Partners with sales leaders, product management, engineering, customers, and channel partners to design and present value-based cybersecurity solutions, support strategic deals, and drive revenue growth across Zscaler’s core and Gen AI portfolio.
Top Skills:
Ai ToolsCybersecurityGenerative AiNetworkingSaaSZscaler Zero Trust Exchange
.png){kind=logo}
AdTech • Cloud • Digital Media • Information Technology • News + Entertainment • App development
Owns gameplay features from concept through polish, designing and implementing scalable systems, mechanics, and interactive features in Unreal Engine 5 using Blueprint. Prototypes rapidly, optimizes performance, develops systemic and open-world gameplay, and collaborates across engineering, art, animation, UX, and production. Uses playtesting, telemetry, and player feedback to iterate. Mentors designers, documents technical workflows, identifies risks, and promotes maintainable implementations.
Top Skills:
AIBehavior TreesBlueprintC#Live-Service PipelinesLuaMultiplayer SystemsNavigation SystemsPerformance ProfilingProcedural WorkflowsPythonState TreesTelemetryUnreal Engine 5
Cloud • Information Technology • Productivity • Security • Software • App development • Automation
Own Atlassian’s partner-led growth strategy across Canada by developing territory plans, recruiting and scaling solution partners, driving partner-sourced pipeline and co-selling, managing development funds, and conducting partner business reviews. The role requires cross-functional collaboration with sales, marketing, customer success, and product teams, executive relationship-building, market analysis, partner enablement, and travel as needed.
Top Skills:
AgileAtlassian CloudDevOpsSaaSService ManagementWork Management
What you need to know about the Calgary Tech Scene
Employees can spend up to one-third of their life at work, so choosing the right company is crucial, not just for the job itself but for the company culture as well. While startups often offer dynamic culture and growth opportunities, large corporations provide benefits like career development and networking, especially appealing to recent graduates. Fortunately, Calgary stands out as a hub for both, recognized as one of Startup Genome's Top 100 Emerging Ecosystems, while also playing host to a number of multinational enterprises. In Calgary, job seekers can find a wide range of opportunities.
