As a Principal Physical Design Engineer, you will lead ASIC development from RTL to GDSII, oversee design flow optimization, and ensure the delivery of high-performance products.
Join the leading chiplet startup! As an Eliyan Principal Physical Design Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will drive the development of cutting-edge ASICs from RTL to GDSII. You will work with a cross-functional team of industry experts that operate from first principles, innovate, and push the envelope to create high-volume and high-performance manufacturable products. In this role, you will oversee and optimize the entire design flow, including synthesis, place-and-route (PnR), static timing analysis (STA), electromigration/IR drop analysis (EM/IR), and physical verification (PV). You will also focus on developing and improving design flows and methodologies to ensure high-quality, on-time delivery. We offer a fun work environment with excellent benefits.
Responsibilities:
- Architecture and packaging driven floorplanning and integration so physical partitions match system and package constraints
- Well defined boundaries with lego style pin alignment and consistent interface placement across chip and blocks
- Feedthrough, repeater and bus planning with early reservation of routing corridors, layers, and resources for cross block connectivity.
- Define clocking architecture methodology selecting spine and rib, H tree, or mesh to optimize power, skew, latency, and robustness.
- Establish CTS methodology including skew and latency targets, buffer and ICG strategy, NDR and shielding rules for critical clock routes.
- Define skew groups and balancing strategy across library corners, ensuring consistent behavior under MMMC variations and derates.
- Drive clock constraint quality across hierarchy with clean chip to block and block to chip handoff for signoff readiness.
- Define DRC aware power grid architecture including rings, straps, and mesh, matching metal resistivity assumptions to IR drop targets and EM limits.
- Ensure careful planning around analog routing with keepouts, shielding, spacing, and grid topology choices that preserve sensitive nets and meet DRC.
- Drive lego aligned power mesh alignment across top level, subsystem, and block level with consistent strap pitch, via patterns, and clean connectivity.
- Lead early and signoff EM and IR analysis, identify hotspots, and implement grid reinforcement and via optimization without routing or congestion penalties.
- Align power planning with floorplan and package constraints including bump map, current demand, and entry points to minimize noise and IR drop.
Qualifications:
- 8 to 12 years ASIC physical design experience owning floorplanning integration clocking and power planning from early feasibility through signoff and tapeout on complex SoCs
- Expert in architecture and package driven hierarchy planning with lego aligned boundaries pin strategy feedthrough repeater bus planning plus CTS methodologies including spine rib H tree or mesh
- Strong EM IR PV and STA awareness with MMMC and library corner skew group balancing advanced node exposure TSMC 3nm 2nm or Samsung 2nm and functional ECO execution experience
Similar Jobs
Cloud • Information Technology • Security • Software • Cybersecurity
Leads and develops the Canadian sales engineering organization, recruiting and mentoring team members while scaling discovery, technical qualification, and proof-of-concept processes. Partners with sales leaders, product management, engineering, customers, and channel partners to design and present value-based cybersecurity solutions, support strategic deals, and drive revenue growth across Zscaler’s core and Gen AI portfolio.
Top Skills:
Ai ToolsCybersecurityGenerative AiNetworkingSaaSZscaler Zero Trust Exchange
.png){kind=logo}
AdTech • Cloud • Digital Media • Information Technology • News + Entertainment • App development
Owns gameplay features from concept through polish, designing and implementing scalable systems, mechanics, and interactive features in Unreal Engine 5 using Blueprint. Prototypes rapidly, optimizes performance, develops systemic and open-world gameplay, and collaborates across engineering, art, animation, UX, and production. Uses playtesting, telemetry, and player feedback to iterate. Mentors designers, documents technical workflows, identifies risks, and promotes maintainable implementations.
Top Skills:
AIBehavior TreesBlueprintC#Live-Service PipelinesLuaMultiplayer SystemsNavigation SystemsPerformance ProfilingProcedural WorkflowsPythonState TreesTelemetryUnreal Engine 5
Cloud • Information Technology • Productivity • Security • Software • App development • Automation
Own Atlassian’s partner-led growth strategy across Canada by developing territory plans, recruiting and scaling solution partners, driving partner-sourced pipeline and co-selling, managing development funds, and conducting partner business reviews. The role requires cross-functional collaboration with sales, marketing, customer success, and product teams, executive relationship-building, market analysis, partner enablement, and travel as needed.
Top Skills:
AgileAtlassian CloudDevOpsSaaSService ManagementWork Management
What you need to know about the Calgary Tech Scene
Employees can spend up to one-third of their life at work, so choosing the right company is crucial, not just for the job itself but for the company culture as well. While startups often offer dynamic culture and growth opportunities, large corporations provide benefits like career development and networking, especially appealing to recent graduates. Fortunately, Calgary stands out as a hub for both, recognized as one of Startup Genome's Top 100 Emerging Ecosystems, while also playing host to a number of multinational enterprises. In Calgary, job seekers can find a wide range of opportunities.
