Top Tech Jobs & Startup Jobs in Calgary

Reposted 14 Days AgoSaved
In-Office or Remote
CA
Senior level
Senior level
Information Technology • Manufacturing
As a Staff Digital Verification Engineer, develop verification plans, maintain test environments, and ensure compliance with Ethernet standards while leading junior engineers.
Top Skills: Ci/CdEthernetSystemverilogUvm
Reposted 14 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead and scale a design verification team for PHY and controller products. Define verification strategy and methodology (UVM, AMS, formal), drive verification planning and execution across link layer, PCS, PMA, and FEC, integrate analog models into digital flows, manage tapeout verification milestones, improve verification infrastructure and CI/CD, ensure standards compliance, and oversee vendor VIPs and firmware co-simulation for tapeout readiness.
Top Skills: Ai/Ml-Assisted VerificationCdrCi/CdConstrained-Random VerificationCoverage AnalyticsCoverage-Driven VerificationD2D InterconnectDllDpiEthernet 802.3 (100G/200G/400G/800G)Formal VerificationGate-Level Simulation (Gls)Kp4Kr4Mixed-Signal Behavioral ModelingPllReal-Number Modeling (Rnm)Rs-FecSerdesSvamsSystemverilogSystemverilog Assertions (Sva)UcieUvmVerification Ip (Vip)Verilog-Ams
Reposted 17 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead product strategy and execution for die-level co-packaged optics, selecting and qualifying VCSELs, photodetectors, lenses, and fiber interfaces; define assembly-aware optical specs, drive optical-electrical co-design within foundry constraints, and coordinate cross-functional alignment with silicon, packaging, and marketing teams.
Top Skills: BeolCo-Packaged OpticsCpo ConsortiumFeolFiber Connectors/InterfacesFlip-Chip BondingGlobalfoundriesIeee 802.3Interposer-Based IntegrationLensesLithographyMetal Layer StackupsMicro-Bump InterconnectsOifOptical Alignment YieldOptical SubassembliesPackaging Design RulesPhotodetectors (Pds)Solder ReflowTsmcVcsels
Reposted 18 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
The Senior Staff Physical Verification Engineer leads all physical verification activities including DRC, LVS, and DFM for advanced chip designs, ensuring compliance across multiple foundries and technologies.
Top Skills: CalibreIc ValidatorPerlPythonTcl
Reposted 20 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead architecture and RTL implementation of high-speed SerDes digital IP (224G/448G PAM4), including DSP equalization, CDR, FEC, PHY control, RTL quality, AMS integration, tapeout coordination, standards work, firmware interfaces, and post-silicon debug.
Top Skills: 3Nm5NmAdcAms Co-SimulationCdcCdrCtleDacDfeDftDpiFfeFinfetGaaIeee 802.3LintMlseOif CeiPam4RdcRs-Fec Kp4Rs-Fec Kp8RtlSynthesisSystemverilogUcie
New

Cut your apply time in half.

Use ourAI Assistantto automatically fill your job applications.

Use For Free
Application Tracker Preview
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account