Top Tech Jobs & Startup Jobs in Calgary

Reposted YesterdaySaved
In-Office or Remote
CA
Senior level
Senior level
Information Technology • Manufacturing
The Staff DFT Engineer will define and implement DFT strategies and methodologies, work with cross-functional teams, and support device bring-up for high-volume manufacturing.
Top Skills: 150016871838AtpgDftIeee 1149.XMbistPerlPythonScan InsertShell ScriptingTclVerilog
4 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead and scale a design verification team for PHY and controller products. Define verification strategy and methodology (UVM, AMS, formal), drive verification planning and execution across link layer, PCS, PMA, and FEC, integrate analog models into digital flows, manage tapeout verification milestones, improve verification infrastructure and CI/CD, ensure standards compliance, and oversee vendor VIPs and firmware co-simulation for tapeout readiness.
Top Skills: Ai/Ml-Assisted VerificationCdrCi/CdConstrained-Random VerificationCoverage AnalyticsCoverage-Driven VerificationD2D InterconnectDllDpiEthernet 802.3 (100G/200G/400G/800G)Formal VerificationGate-Level Simulation (Gls)Kp4Kr4Mixed-Signal Behavioral ModelingPllReal-Number Modeling (Rnm)Rs-FecSerdesSvamsSystemverilogSystemverilog Assertions (Sva)UcieUvmVerification Ip (Vip)Verilog-Ams
Reposted 4 Days AgoSaved
In-Office or Remote
CA
Senior level
Senior level
Information Technology • Manufacturing
As a Staff Digital Verification Engineer, develop verification plans, maintain test environments, and ensure compliance with Ethernet standards while leading junior engineers.
Top Skills: Ci/CdEthernetSystemverilogUvm
Reposted 7 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
The Senior Staff Physical Verification Engineer leads all physical verification activities including DRC, LVS, and DFM for advanced chip designs, ensuring compliance across multiple foundries and technologies.
Top Skills: CalibreIc ValidatorPerlPythonTcl
Reposted 11 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead architecture and RTL implementation of high-speed SerDes digital IP (224G/448G PAM4), including DSP equalization, CDR, FEC, PHY control, RTL quality, AMS integration, tapeout coordination, standards work, firmware interfaces, and post-silicon debug.
Top Skills: 3Nm5NmAdcAms Co-SimulationCdcCdrCtleDacDfeDftDpiFfeFinfetGaaIeee 802.3LintMlseOif CeiPam4RdcRs-Fec Kp4Rs-Fec Kp8RtlSynthesisSystemverilogUcie
New

Cut your apply time in half.

Use ourAI Assistantto automatically fill your job applications.

Use For Free
Application Tracker Preview
12 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
The Chief Optical Engineer will focus on bridging optical behavior with electrical IC design, leading customer engagements, and guiding production architecture for AI infrastructure.
Top Skills: Eic ArchitectureElectrical Ic DesignOptical InterconnectsOptical NetworkingOptical Systems EngineeringSilicon PhotonicsUledVcsel
Reposted 16 Days AgoSaved
In-Office or Remote
CA
Senior level
Senior level
Information Technology • Manufacturing
Lead the verification of Serdes systems, develop UVM/SV testbenches and test cases, and mentor junior engineers while ensuring design quality and integration.
Top Skills: PerlPythonSystemverilogTclUvm
Reposted 16 Days AgoSaved
In-Office or Remote
CA
Senior level
Senior level
Information Technology • Manufacturing
As a Signal and Power Integrity Engineer, you'll develop packaging solutions for chiplet interconnects, optimizing performance through simulation, measurement, and collaboration with cross-functional teams.
Top Skills: AdsAllegroHfssHspicePowerdcPowersiQ3DSiwaveSpectre
Reposted 19 Days AgoSaved
In-Office or Remote
CA
Senior level
Senior level
Information Technology • Manufacturing
Lead the frontend digital design of D2D PHY for chiplet systems, optimizing performance and collaborating across teams while mentoring junior designers.
Top Skills: Cadence GenusCxlDdr4Ddr5PciePerlPythonSdcSerdesStaSynopsys DcSystemverilogTclUcieUpf
Reposted 21 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
The Principal Digital Verification Engineer will lead technical verification of chiplet products, develop UVM-based test environments, execute verification plans, and mentor junior engineers.
Top Skills: SystemverilogUvm
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account